YoSys to FPGA
YoSys can output synthesised designs targeted for Xilinx primitives. So lets have a go!
This is the start of the learning Verilog with YoSys blog. Well, we’d better start somewhere, and you’re going to need a working YoSys toolchain… so here we go!